VHDL-REPOBENCH

What is VHDL-REPOBENCH?

Large Language Models (LLMs) are increasingly applied in hardware design automation, demonstrating strong potential in generating and understanding hardware…

Released

2026-10-04

Evaluates

Chip Design & EDA, Code & Software, Software & AI Compute, cs.PL

Openness

unknown

Importer

Claire Radar

Review status

rule-auto-admitted

Reported scores

0

Source provenance

• Original evidence https://arxiv.org/abs/2610.05380

VHDL-REPOBENCH paper

• Paper https://arxiv.org/abs/2610.05380

Which sources cite VHDL-REPOBENCH?

• VHDL-REPOBENCH

Related Chip Design & EDA, Code & Software, Software & AI Compute, cs.PL benchmarks

• Active-SWE
• AFT-Bench
• Agent App Benchmark
• Agent Retrieval Bench
• Agent Systems Benchmark (ASB)
• agent-hijack-bench
• Agentic Evaluation in 2D Mazes
• Agentic Security Benchmark