VHDLBench

What is VHDLBench?

VHDLSuite is a benchmark-centered infrastructure for VHDL generation evaluation, integrating automated benchmark synthesis, executable validation, and…

Released

2026-06-11

Evaluates

Chip Design & EDA, Language & Knowledge, cs.AR

Openness

unknown

Importer

Claire Radar

Review status

unreviewed

Reported scores

0

Source provenance

• Original evidence https://arxiv.org/abs/2606.13735

VHDLBench paper

• Paper https://arxiv.org/abs/2606.13735

Which sources cite VHDLBench?

• VHDLBench

Related Chip Design & EDA, Language & Knowledge, cs.AR benchmarks

• 5-Dialects-BN
• A Large-Scale Dataset and Benchmark
• AARRI-Bench
• ABC-Bench
• ActiveSciBench
• AdaMem-Bench
• AdvancedMathBench
• AdversaBench